A practical approach to switching-loss reduction in a large-capacity static VAr compensator based on voltage-source inverters by Fujita, Hideaki et al.
Engineering
Electrical Engineering fields
Okayama University Year 2000
A practical approach to switching-loss
reduction in a large-capacity static VAr
compensator based on voltage-source
inverters
Hideaki Fujita Shinji Tominaga
Okayama University Okayama University
Hirofumi Akagi
Okayama University
This paper is posted at eScholarship@OUDIR : Okayama University Digital Information
Repository.
http://escholarship.lib.okayama-u.ac.jp/electrical engineering/35
1396 IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, VOL. 36, NO. 5, SEPTEMBER/OCTOBER 2000
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Abstract—This paper presents a simple method for reduction of
switching and snubbing losses in a large-capacity static var com-
pensator (SVC) consisting of multiple three-phase voltage-source
square-wave inverters. The proposed method is characterized
by a “commutation capacitor” connected in parallel with each
switching device. The commutation capacitor allows the SVC to
perform zero-voltage switching, and to reduce switching losses.
The electric charge stored in the commutation capacitor is not
dissipated, but regenerated to the dc-link capacitor. Moreover,
a soft-starting method for the SVC is also presented to avoid
forming a short circuit across the commutation capacitor during
startup. Experimental results obtained from a 10-kvar laboratory
setup are shown to verify the viability of the operating principle of
the commutation capacitor.
Index Terms—Reactive power, soft switching, static var compen-
sators, zero-voltage switching.
I. INTRODUCTION
STATIC var compensators (SVCs) consisting of multiplevoltage-source inverters using gate-turn-off (GTO) thyris-
tors have been researched and developed for improving the
power factor and stability of transmission systems. SVCs have
the ability to adjust the amplitude of the synthesized ac voltage
of the inverters by means of pulsewidth modulation or by
control of the dc-link voltage, thus drawing either leading or
lagging reactive power from the supply.
Both high efficiency and high reliability are required for
SVCs used in practical power systems. A pulsewidth-modu-
lated SVC [1]–[5], in which the dc-link voltage is controlled to
remain at a constant value, can respond rapidly to a change in
reactive power, at the expense of increasing the switching and
snubbing losses. On the other hand, a dc-link voltage-controlled
SVC [6]–[10], which is operated at a switching frequency of
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50 or 60 Hz, produces reduced switching and snubbing losses,
compared with the pulsewidth-modulated SVC.
However, the switching and snubbing losses would not
be negligible, as the required rating of the dc-link voltage
controlled SVC is large. When the SVC draws leading or
lagging reactive power, the supply current leads or lags by 90
from the supply voltage. In other words, each voltage-source
square-wave inverter used in the SVC is turned on or off at the
peak of the supply current. A turn-off snubbing circuit com-
monly used in GTO inverters consists of a capacitor, a resistor,
and a diode. The snubbing capacitor is designed to suppress
a surge voltage appearing at the peak current. Unfortunately,
the electrical charge stored in the snubbing capacitor is usually
consumed in the resistor.
Various types of regenerative snubbing circuits [11]–[13]
have been proposed to solve this problem, which regenerates
the energy stored in the snubbing capacitor to the dc-link
capacitor. However, it would not be expected to regenerate this
energy with high efficiency because additional passive and
active components are employed. Soft-switching techniques
based on zero-voltage or zero-current switching have been
introduced into voltage- and current-source inverters [14]–[24].
In order to achieve zero-voltage or zero-current switching,
a resonant current flows through the switching device, or a
resonant voltage is applied across the device. It is difficult to
apply the soft-switching techniques to large-capacity SVCs
because of the increase in the current or voltage ratings of the
switching devices. Such a complicated circuit spoils reliability
of the SVCs in practical applications.
This paper presents a simple method to reduce switching
and snubbing losses in a dc-link voltage-controlled SVC. The
method capable of achieving zero-voltage switching is char-
acterized by a “commutation capacitor” which is connected
in parallel with each switching device. Such a concept of
connecting a capacitor in parallel to each switching device
has been described in conjunction with soft-switching and
resonant converters [14]–[19], [23], [24]. However, it is new
in static var compensators based on voltage-source inverters.
The supply leading-reactive current automatically discharges
the electrical charge stored in the commutation capacitor, and
regenerates it to the dc-link capacitor. Therefore, connection
of the commutation capacitor does not increase the current
or voltage ratings of the switching devices, and it achieves
high reliability of the SVC in practical use. Experimental
results obtained from a laboratory setup rated at 10 kvar are
shown to verify the viability of the operating principle of the
0093–9994/00$10.00 © 2000 IEEE
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Fig. 1. Experimental system.
TABLE I
RATINGS AND CIRCUIT PARAMETERS
commutation capacitor. Moreover, a soft-starting sequence,
which performs the zero-voltage switching even during startup,
is also presented and demonstrated in this paper.
II. SYSTEM CONFIGURATION
Fig. 1 shows the experimental system of a 10-kVA SVC con-
sisting of four voltage-source square-wave inverters, a quad-se-
ries transformer and a dc-link capacitor. The system ratings and
circuit parameters are shown in Table I. The dc links of the
four voltage-source inverters are connected in parallel with the
common dc-link capacitor of F. A starting resistor
R is connected to the dc-link capacitor via a switch SW ,
which is used for the starting sequence discussed later. The
ac terminals of the inverters are interfaced with the supply via
the quad-series transformer. Fig. 2 shows the detailed connec-
tions of the quad-series transformer. The transformer consists of
four three-phase transformers. The secondary windings of each
transformer are connected in , while the primary windings are
separated phase by phase, and led out to six terminals. Although
each inverter produces a six-step rectangular voltage waveform,
the synthesized line-to-line voltage is formed as a 24-step wave-
form by applying a phase shift of to the supply voltage.
The SVC adjusts the dc-link voltage from 200 to 250 V in
order to control an amount of reactive power. When the ac output
voltage of the SVC lags to the supply, a small amount of ac-
tive power flows from the supply to the dc-link capacitor, and
the dc-link voltage rises. Then, the amplitude of the ac output
Fig. 2. Connection of quad-series transformer.
Fig. 3. Main circuit of inverter unit.
voltage also increases and, thus, the SVC draws leading reactive
power from the supply.
Fig. 3 shows the circuit configuration of each voltage-source
inverter. A bipolar junction transistor integrated with an antipar-
allel diode is used as a switching device in the following exper-
iments. GTO thyristors, integrated gate-commutated thyristors
(IGCTs), or insulated gate bipolar transistors (IGBTs) would be
used in a practical system. Each transistor is equipped with a
commutation capacitor in parallel, instead of a conventional
snubbing circuit consisting of a capacitor, diode and resistor.
The commutation capacitor enables the transistor to be turned
on or off at zero voltage. Moreover, the electrical charge in
is not dissipated in any switching device or resistor but regen-
erated to the dc-link capacitor, so that a large capacitor can be
employed to improve the turn-off capability of the switching de-
vice and to suppress electromagnetic interference (EMI) noises.
III. COMMUTATION CAPACITOR
The commutation capacitor is similar to a lossless snubbing
circuit used in high-frequency resonant inverters [23], [24]. The
lossless snubbing capacitor enables the high-frequency resonant
inverter to perform zero-voltage switching when the inverter is
operated with a lagging power factor. On the other hand, the
commutation capacitor allows the transistor to be operated with
zero-voltage switching when a leading reactive power is drawn
from the supply. However, the commutation capacitor differs
from the loss-less snubbing circuit in terms of the amplitude of
the current being turned off by the transistor. The power factor
seen from the output terminals in the high-frequency resonant
inverter may be near unity, while the power factor in the SVC is
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Fig. 4. Switching modes in commutation capacitor, (a) single three-pahse
inverter, (b) before, (c) during, and (d) after the commutation.
almost zero. The transistor is turned off near zero current in the
high-frequency resonant inverter, whereas it is turned off at the
peak of the inverter current in the SVC.
A. Operating Principle
Fig. 4 shows the operating principle of a commutation ca-
pacitor connected in parallel with each transistor. Fig. 4(a) is a
single three-phase inverter equipped with commutation capaci-
tors. Here, it is assumed that the dc link is connected to a voltage
source .
The voltage and current waveforms are shown in Fig. 5. At
first, it is assumed that the U-phase lower transistor Q is con-
ducting and the inverter current is flowing through Q as
shown in Fig. 4(b). The voltage across the U-phase upper com-
mutation capacitor, is the same as the dc-link voltage
while the U-phase lower-capacitor voltage is zero. The lower
transistor Q can be turned off at zero voltage at the instant that
the gating signal is removed from Q . During the commutation
shown in Fig. 4(c), half of the inverter current flows through
the commutation capacitor C , discharging C , and the other
half charges C . When the upper-capacitor voltage reaches
zero and C is charged to , the freewheeling diode D starts
to conduct as shown in Fig. 4(d). The gating signal is provided to
Fig. 5. Voltage and current waveforms in the voltage-source inverter equipped
with commutation capacitors.
Q while D conducts. The upper transistor Q can be turned
on under zero-voltage and zero-current condition after D turns
off because the gating signal is continuously provided to Q .
The commutation capacitors enable zero-voltage turn-off,
and zero-voltage and zero-current turn-on under the condition
that the SVC takes leading reactive power from the supply
as shown in Fig. 5. If the SVC drew lagging reactive power,
the commutation capacitors would not work well because
the inverter current would not discharge the commutation
capacitors, and then the electrical charge would be shorted out
at the instant the transistor is turned on. Therefore, the SVC
equipped with the commutation capacitors should be operated
so as to take 90 leading reactive power, that is, to behave as a
capacitor.
B. Design of Capacitance
The capacitance of the commutation capacitor should be
designed to reduce the rate of voltage rise at the peak
value of the maximum inverter current. Since half of the inverter
current flows through each commutation capacitor, the voltage
across the commutation capacitor in Fig. 5(c) is given by
(1)
where is a capacitance value of the commutation capacitor.
As shown in Fig. 5, before , while
after . Equation (1) is represented as
(2)
where is the rms value of the inverter current .
FUJITA et al.: SWITCHING-LOSS REDUCTION IN A LARGE-CAPACITY STATIC VAR COMPENSATOR 1399
An amount of active power is drawn from the supply, and it
is delivered to the dc link during the period of Fig. 5(d). On the
contrary, the active power flows out to the supply during the pe-
riod of Fig. 5(b), because the current direction is opposite to the
supply voltage. Assuming that no power consumption occurs in
the SVC, the conducting period of the transistor is equal to that
of the freewheeling diode: . The phase angle , at
which the transistor is turned off, is given by
(3)
Equation (1) is represented by the following equation:
(4)
The commutation capacitor is usually charged or discharged
around the peak of the inverter current because the SVC can take
only leading reactive power. When the commutation period is
much shorter than the period of the supply frequency, the inverter
current can be assumed as a constant value during the commu-
tation. Therefore, the rate of voltage rise, is given by
(5)
The larger the capacitance of the commutation capacitor, the
lower the voltage rise rate.
Consider the capacitance of the commutation capacitor in a
case of using the largest capcity GTO thyristor rated at 6 kV
and 6 kA, which is used around a dc-link voltage of 3 kV and
a rms current of 2 kA. In general, the 6-kV 6-kA GTO thyristor
is equipped with a snubbing capacitor of 6 F [25]. An 18- F
commutation capacitor can replace the conventional snubbing
circuit consisting of the 6- F capacitor, a diode, and a resistor,
paying attention to the volume of the individual components.
Reference [26] gives the voltage rise rate in the conventional
snubbing circuit as follows:
V s
Equation (5) yields the rate in the 18- F commutation capacitor
as follows:
V s
Note that in the commutation capacitor is 1/6 of that
in the conventional snubbing circuit. The reason is that the in-
verter current flows through either the upper or lower snubbing
capacitor during commutation in the conventional snubbing cir-
cuit, because the time constant decided by the 6- F capacitor
and the resistor is longer than the commutation period [26]. If
the capacitance of the conventional snubbing circuit were in-
creased to 36 F, six times as large as the generally-designed
capacitor, could be reduced to 1/6. However, the snub-
bing loss caused by the 36- F capacitor is six times as large as
that caused by the 6- F capacitor. Installing an 18- F commuta-
tion capacitor without producing any snubbing loss significantly
improves the turn-off capability of the GTO thyristor for protec-
tion against overcurrent in line-to-line or line-to-ground faults,
and reduces EMI noise.
In the 10-kVA laboratory setup used in the following experi-
ments, the rated supply current is 30 A, and the turn ratio of the
quad-series transformers is 1 : 3. Thus, the rated rms current of
each inverter is 10 A. The dc-link voltage is 250 V. The capaci-
tance scaled down to the 10-kVA setup is
F
A
A
V
V F
Hence, a 1- F commutation capacitor is used in the experi-
ments.
IV. STARTING METHOD OF THE SVC EQUIPPED WITH THE
COMMUTATION CAPACITOR
In normal operation, the electric charge stored in the commu-
tation capacitor is discharged by the inverter current, and is not
dissipated. However, if a transistor shorts out the charged com-
mutation capacitor, a significant surge voltage and spike cur-
rent may occur. Even when the SVC starts up, it is required to
avoid such a short circuit of the commutation capacitor. There-
fore, the following special sequence is developed to achieve
zero-voltage-switching operation during the start up of the SVC.
A. Soft-Starting Sequence
No gating signal is provided to any transistor before start of
the SVC. The six freewheeling diodes form a diode bridge rec-
tifier. Assuming that no power consumption occurs in the SVC,
the dc-link capacitor is charged to the maximum line-to-line
voltage of the supply. If a transistor were turned on, the tran-
sistor would short the commutation capacitor out.
At first, the starting resistor is connected with the dc-link
capacitor. The voltage and current waveforms are shown in
Fig. 6. The starting resistor works as a dc load for the diode
rectifier, so that the dc-link voltage slightly decreases. Then
each freewheeling diode conducts only around the peak voltage
of the supply to provide a dc current to the starting resistor
. A gating signal can be provided to a transistor while
the corresponding diode, which is connected in antiparallel
with the transistor, is conducting. Here no transistor shorts
out the commutation capacitor because the voltage across the
commutation capacitor is zero.
In the next step, the time period for providing the gating signal
is extended as shown in Fig. 7. The transistor is turned on with
zero-voltage and zero-current switching as soon as the corre-
sponding diode turns off, because the gating signal is contin-
uously provided. Note, for example, that the lower-capacitor
voltage in Fig. 7 is zero during the conducting period of
transistor Q , so that removing the gating signal turns Q off
with zero-voltage switching. Figs. 5 and 7 are the same, except
for the turn-off timing of the transistor. Extending the conduc-
tion period of the transistor increases the conduction period of
the diode, and then the operating condition approaches Fig. 5.
However, quick extension of the conducting period may cause
flux saturation in the quad-series transformer due to producing a
dc or low-frequency voltage in the inverter output. To avoid flux
1400 IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, VOL. 36, NO. 5, SEPTEMBER/OCTOBER 2000
Fig. 6. Voltage and current waveforms in the case of connecting the starting
resistor R .
Fig. 7. Voltage and current waveforms during the starting sequence.
saturation, the turn-off timing should be gradually delayed from
90 to 0. After the delay angle reaches almost zero, the starting
resistor can be detached from the dc link because the conducting
period of the diode and transistor has already been established.
B. Controllable Range of Leading Reactive Power
Taking the commutation period into account, the funda-
mental component of the inverter output voltage in (4) is given by
(6)
Fig. 8. Relationship between commutation angle and supply reactive current
I .
Fig. 9. Relationship between commutation angle  and dc-link voltage V .
Fig. 10. Block diagram of control circuit.
The fundamental voltage at the primary side of the transformer
is , where is a number of series-connected inverters,
and is the turn ratio of the series-connected transformer. Dis-
regarding the active power, the reactive-power component in-
cluded in the supply current is obtained from the circuit shown
in Fig. 1 as
(7)
Applying (3) and (6) to (7) yields the reactive-power component
as follows:
(8)
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Fig. 11. Diode conduction detector.
Fig. 12. Internal signals inside the gate controller.
Fig. 13. Experimental waveforms when the SVC takes a leading reactive
power rated at 10 kvar.
The dc-link voltage is given by
(9)
Figs. 8 and 9 show the supply reactive current and the
dc-link voltage with respect to the phase angle . The cir-
cuit constants shown in Table I are used for this calculation.
The minimum value of the dc-link voltage , which is about
Fig. 14. Experimental waveforms when the SVC takes a leading reactive
power as small as 0.7 kvar.
Fig. 15. Close-up waveforms under the 10-kvar operation.
Fig. 16. Close-up waveforms under the 0.7-kvar operation.
195 V, appears at . In the range of , in-
creases with the dc-link voltage , according to decreasing .
The control characteristics are almost the same as those without
commutation capacitors, and a feedback control of the reactive
power allows a response as fast as 3 ms in this range.
However, increases with in the range of the phase
angle , whereas almost no change occurs in .
This is caused by the wave shape of the output voltage, which
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Fig. 17. Experimental waveforms in starting sequence, (a) before start, (b)  = 60 , (c)  = 30 , and (d) the starting sequence is completed.
changes from trapezoid to sinusoid as shown in Figs. 5 and 6.
Irrespective of the rise of the dc-link voltage , the funda-
mental output voltage is almost constant. Thus, a wide con-
trol of is required to adjust the reactive power in this range,
which may cause a flux saturation in the quad-series trans-
former and/or instability in feedback control. The experimental
setup introduces feedback control in the range of , thus
resulting in stable control of leading reactive power in a range
from 3% to 100%.
V. CONTROL CIRCUIT
Fig. 10 shows a block diagram of the control circuit. A phase-
locked loop (PLL) circuit with a 16-bit counter is used to gen-
erate the phase information . The PLL circuit produces a pulse
train of 3 MHz, which is used as a clock pulse for the counter.
The counter in Fig. 10 consists of a cascade of an 11-bit binary
counter and a 24-step counter, and the PLL circuit synchronizes
the counters with the supply frequency.
A gate controller for one leg consists of two 16-bit digital
comparators, two flip-flops, and a diode conduction detector.
The diode conduction detector shown in Fig. 11 detects a neg-
ative voltage across the transistor, that is, an on-state voltage
of the freewheeling diode, when the diode is conducting. The
diode conduction detector consists of a specially designed com-
parator and a photo coupler for isolating the control circuit from
the main circuit. Each comparator is equipped with a resistor
and diode aimed at limiting the input voltage while the corre-
sponding transistor is not conducting.
Fig. 12 shows an internal signal inside the gate controller.
The digital comparator decides the turn-off timing for the corre-
sponding transistor by means of comparison of the phase infor-
mation with the phase-shift reference . On the other hand,
the turn-on timing comes from the diode conduction detector.
Each flip-flop is reset by a turn-off signal from the phase control
circuit, and set by the conduction signal of the corresponding
freewheeling diode as shown in Fig. 12. The turn-on timing for
the transistor is not controlled by the control circuit but decided
by the conduction state of the freewheeling diode. This is one
of the simplest and most reliable ways to avoid the short circuit
of the commutation capacitor.
Either the proportional plus integral (PI) controller or the
soft-starting circuit provides the phase reference to the gate
controller. The reactive power drawn by the SVC is controlled
by a feedback loop based on the instantaneous reactive power
theory [1]. The angle is set to 90 before starting the SVC,
and gradually approaches 0 in the soft-starting sequence. The
PI controller is disabled to avoid the so-called “wind-up phe-
nomenon” during the starting sequence, and it is enabled after
the starting sequence is completed.
VI. EXPERIMENT RESULTS
Figs. 13–16 show experimental waveforms. The SVC takes
leading reactive power rated at 10 kvar in Fig. 13, and takes
leading reactive power as small as 0.7 kvar in Fig. 14. Since the
upper commutation capacitor voltage is a rectangle wave
shape, the 24-step voltage wave shape appears in the line-to-line
voltage generated by the SVC, in Fig. 13. The synthesized
voltage is almost sinusoidal in Fig. 14 because has a
trapezoidal shape. This means that the commutation capacitors
have an additional ability of reducing higher order harmonics.
Note that all the transistors are turned on or off around the peak
of . Large switching losses and stresses may occur in the
transistors if any soft-switching technique is not applied to the
inverters.
Figs. 15 and 16 are close-up waveforms of the inverter current
and the lower commutation capacitor voltage . After the
transistor is turned off, the commutation capacitor voltage
gradually rises up and reaches 230 V in Fig. 15. The commuta-
tion period is 35 s which is much longer than the turn-off or
rising time inherent in the transistor, so that the switching losses
and stresses are reduced.
Fig. 17 shows experimental results in soft starting. The
dc-link voltage before start up is about 260 V in a) when
the starting resistor ( k ) is connected to the dc link.
No gating signal is provided to any transistor, but each free-
wheeling diode conducts for 4 ms around the peak of the supply
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voltage. As the phase angle is decreased, the dc-link voltage
gradually decreases, as shown in Fig. 17(b) and (c). The
conducting periods of both diodes and transistors are increased,
and the approaches a rectangle waveform. In Fig. 17(d),
the SVC completes the starting sequence, and runs in a normal
operating condition. The starting resistor can be removed from
the dc link after the starting sequence. The proposed starting
sequence allows the SVC to start up without forming any short
circuit of the commutation capacitors.
VII. CONCLUSION
A new soft-switching technique using “commutation capac-
itors” has been proposed for a large-capacity SVC based on
voltage-source square-wave inverters. Experimental results ob-
tained from a 10-kVA laboratory setup show such an advan-
tage of the proposed method as a significant reduction of surge
voltage without dissipation of the electrical charge stored in
the commutation capacitors. In addition, the soft-starting se-
quence for the soft-switching SVC has also been proposed and
a controllable range of reactive power has been theoretically
derived.
The proposed soft-switching technique has a simple circuit
configuration and is not accompanied by any increase of the cur-
rent or voltage ratings of the switching devices. Therefore, it is
suitable for large-capacity SVCs acting as a variable capacitor.
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